Introduction
Minimizing random fluctuations of the device performance due to process variations or other sources like random discrete dopants (RDD) or random telegraph noise (RTN) is one of the major challenges for CMOS scaling [1] [2] [3] . To minimize fluctuations due to RDD, MOSFET concepts with undoped channels are suggested. Among them, the trigate SOI MOSFET is one of the most promising candidates for CMOS generations with gate lengths below 20nm. Since the channel is undoped, the electrostatic integrity of a trigate MOSFET strongly depends on the channel geometry, i.e. on the width w Si , height t Si and length L G of the silicon body ( Fig. 1 ). Random deviations of these parameters from their nominal values will lead to severe fluctuations of parameters like threshold voltage, on-current I on , and off-current I off . Because of the small dimensions, such fluctuations can strongly be enhanced by quantum effects [4] . Moreover, the presence of a single charged impurity in the active device region can significantly alter the electrical performance [2, 5] .
In this simulation study, we investigate the sensitivity of various trigate (TG) and single-gate (SG) SOI designs with L G = 10nm to variations of the channel geometry and to single charged impurities at the channel/oxide interfaces. Special emphasis is paid to the effects of quantum confinement. We focus our discussion to I off showing very strong fluctuation effects in the investigated structures. Figure 1 shows the considered TG MOSFET structure featuring a gate dielectric with an equivalent oxide thickness of 0.6nm and a 20nm thick buried oxide (BOX).
Simulation Methodology
The simulations are performed using ATLAS applying the drift-diffusion model with a modified velocity-field characteristics [6] . The effects of quantum confinement have been calculated by analytical models [4] or self-consistent 2D Schrödinger-Poisson simulations [7] . A supply voltage of 0.8V is assumed.
From the simulated transfer characteristics of devices with various combinations of w Si and t Si , the design space for both parameters, the green area in Fig. 2 , has been extracted. The upper boundary (blue solid line with symbols) sets the limit for (t Si , w Si ) combinations necessary to meet the target values for I on (1820μA/μm) and I off (110nA/μm) for high-performance logic applications. The lower boundary (red solid curve) is defined by quantum effects. In designs with (w Si , t Si ) left from or below the red line, quantum effects are so strong that combined variations of w Si and t Si by only one atomic layer lead to I off changes by more than a factor of 2 in a long channel device. The black dash-dotted lines denote the upper limits for t Si and w Si for the ideal 2D cases single-gate (SG) SOI MOSFET (w Si  ) and double-gate (DG) MOSFET (t Si  ).
Geometry fluctuations
Three different trigate designs (TG1…TG3) from the green area in Fig. 2 , together with a SG and a DG structure with comparable I on /I off behavior (Table I) have been chosen to study the sensitivity of I off to geometry fluctuations. The results are summarized in Fig. 3 . In Fig.  3 (a) the separate sensitivities to variations of t Si , w Si and L G are shown. The smaller t Si (w Si ) of a structure is, the higher is the I off -sensitivity to variations of this dimension with an increasing impact of quantum effects. The sensitivity to L G variations is similar in all structures due to the comparable immunity against short-channel effects. Figure 3(b) shows the combined effect of geometry fluctuations on I off . Two cases are considered: all dimensions can vary (i) by one atomic layer (1.36Å) or (ii) by 10% of their nominal values. Case (i) can be considered as the lower limit for the geometry fluctuations in general. In this case the SG MOSFET shows the largest I off -variation (factor 3), whereas the DG-like TG3 exhibits the most stable I off (factor 1.9). In the more realistic case (ii), I off varies in general by more than one order of magnitude. Here the SG-like TG1 has the smallest I off -variation (factor 25), while TG2 shows the strongest one (factor 39). From the classical results for case (ii) (dashed red curve in Fig 3b) it turns out that I off -fluctuations tend to increase in the direction toward DG-like designs. Quantum effects, on the other hand, are strongest for t Si ~ w Si (compare red curve in Fig. 2 ) making the TG2 design most sensitive to geometry fluctuations in case (ii). However, this result does not mean that TG2 would be a bad choice. It rather means that the final choice of the TG design should depend on the actual process induced fluctuations of the channel geometry.
Charged impurities
The presence of a single charged impurity in the device can have various reasons. Acceptor like interface traps, for instance, are the main source of RTN which is a time dependent current fluctuation. Other possibilities are fixed oxide charges or single dopants originating from the unintentional background doping or the source/drain regions. Such charges can either be negative or positive. As can be seen from Fig. 4 , a single charged impurity can have a tremendous effect on the subthreshold currents in the SG and TG MOSFETs considered here. For the impurities, two locations at the channel/oxide interfaces have been considered: at the center of (i) the top gate oxide and (ii) the BOX. At these locations in the middle of the channel, the effect on the potential barrier between source and drain is exceptionally strong. A charge at the BOX interface, however, is the worst case, leading to off-current fluctuations by more than a factor of 70 in TG2 (with a positive charge). From Schrödinger-Poisson simulations it turns out that quantum effects tend to reduce the effect of a positive charge at the BOX by about 25%, while increasing the effect of a negative charge by a similar amount.
From Fig. 4(b) it can be seen that in all designs a charge at the BOX interface has a similar effect on the subthreshold current. The largest effect is observed in TG2 (factor 72), whereas TG3 (factor 42) is the least affected design. A charge at the top gate oxide, on the other hand, has the strongest effect in TG1 and in the SG MOSFET. As can be seen, the influence of such an impurity can successfully be suppressed when w Si is reduced. Hence TG3 exhibits the smallest sensitivity. In other words, the closer an impurity is located to the gate electrode, the more effective the channel potential can be shielded from the influence of this charge. Thus, a more aggressively scaled channel cross-section (more than necessary for meeting the I on /I off requirements) would be beneficial for the robustness against charged impurities in general. Thinning the BOX could also be an option to increase the shielding effect by the backside substrate. The ultimate solution in this respect would be a gate-all-around structure with a very small silicon cross-section.
Conclusion
Our simulations have shown that both geometry fluctuations and single charged impurities can easily alter the off-currents of SG and TG SOI MOSFET designs that nominally meet the I on /I off requirements for L G = 10nm by more than one order of magnitude. Regarding the robustness against geometry fluctuations, none of the investigated SG and TG structures can be preferred in general. For a given technology, however, the TG design can be optimized for minimum I off fluctuations. To reduce the effect of single charged impurities on I off , the channel cross-section should be scaled more aggressively than necessary for meeting the I on /I off requirements. 
